

CLAIMS

Sub  
B3

1. A semiconductor integrated circuit connected to an external processor comprising:

5 a memory which stores data;

a terminal which connects the memory with the processor;

an information generation circuit which generates production information about the semiconductor integrated circuit; and

10 a write circuit which writes the information into the memory before the semiconductor integrated circuit starts normal operation.

2. The semiconductor integrated circuit according to claim 1,

15 wherein the write circuit writes the information into the memory after the semiconductor integrated circuit is reset.

3. The semiconductor integrated circuit according to claim 1 or 2,

20 wherein the write circuit writes the information into the memory when a command from the processor ends.

4. The semiconductor integrated circuit according to <sup>CLAIM 1</sup> ~~any~~ <sub>1</sub> ~~one of claims 1 to 3,~~

25 wherein the write circuit writes the information into the memory when a sleep state of the semiconductor integrated

circuit is released.

a  
a  
5. The semiconductor integrated circuit according to <sup>claim 1</sup> ~~any~~  
~~one of claims 1 to 4,~~

5 wherein the memory is a cache memory being accessed by the  
processor.

a  
a  
6. The semiconductor integrated circuit according to <sup>claim 1</sup> ~~any~~  
~~one of claims 1 to 5,~~ further comprising:

10 a register which receives address data of the area where  
the information is written, from the processor, and stores the  
address data into the memory.

a  
a  
15 7. The semiconductor integrated circuit according to <sup>claim 1</sup> ~~any~~  
~~one of claims 1 to 6,~~

wherein the information comprises at least one of a  
production history and a manufacturer's name of the  
semiconductor integrated circuit.

20 8. A semiconductor integrated circuit connected to a  
combination of an external memory and a processor comprising:

a terminal connected to the external memory;  
an information generation circuit which generates  
production information about the semiconductor integrated  
25 circuit; and

a write circuit which writes the information into the  
external memory through the terminal before the semiconductor

integrated circuit starts normal operation.

9. The semiconductor integrated circuit according to claim 8,

5 wherein the write circuit writes the information into the external memory after the semiconductor integrated circuit is reset.

10. The semiconductor integrated circuit according to claim 8 or 9,

wherein the write circuit writes the information into the external memory when a command from the processor ends.

11. The semiconductor integrated circuit according to <sup>CLAIM 8</sup> ~~any~~ <sub>1</sub> ~~one of claims 8 to 10,~~

wherein the write circuit writes the information into the external memory when a sleep state of the semiconductor integrated circuit is released.

12. The semiconductor integrated circuit according to <sup>CLAIM 8</sup> ~~any~~ <sub>1</sub> ~~one of claims 8 to 11,~~ further comprising:

a register which receives address data of the area where the information is written, from the processor, and stores the address data into the external memory.

13. The semiconductor integrated circuit according to <sup>CLAIM 8</sup> ~~any~~ <sub>1</sub> ~~one of claims 8 to 12,~~

wherein the information comprises at least one of a production history and a manufacturer's name of the semiconductor integrated circuit.

5        14. A semiconductor integrated circuit having a built-in processor comprising:

        a memory which is connected to the processor and stores data;

10        an information generation circuit which generates production information about the semiconductor integrated circuit; and

        a write circuit which writes the information into the external memory through the terminal before the semiconductor integrated circuit starts normal operation.

15        15. The semiconductor integrated circuit according to claim 14,

        wherein the write circuit writes the information into the memory after the semiconductor integrated circuit is reset.

20        16. The semiconductor integrated circuit according to claim 14 ~~or 15~~,

        wherein the write circuit writes the information into the memory when a command from the processor ends.

25        17. The semiconductor integrated circuit according to <sup>claim 14</sup> ~~any~~ ~~one of claims 14 to 16~~,

wherein the write circuit writes the information into the memory when a sleep state of the semiconductor integrated circuit is released.

a 5 18. The semiconductor integrated circuit according to <sup>claim 14</sup>~~any~~  
a ~~one of claims 14 to 17,~~

wherein the memory is a cache memory being accessed by the processor.

a 10 19. The semiconductor integrated circuit according to <sup>claim 14</sup>~~any~~  
a ~~one of claims 14 to 18,~~ further comprising:

a register which receives address data of the area where the information is written, from the processor, and stores the address data into the memory.

15 20. The semiconductor integrated circuit according to <sup>claim 14</sup>~~any~~  
a ~~one of claims 14 to 19,~~  
a

wherein the information comprises at least one of a production history and a manufacturer's name of the  
20 semiconductor integrated circuit.